This paper describes a noise-based method of estimating the effects of device random mismatch on circuit's transient response, such as delay and frequency. The proposed method models DC mismatch as equivalent AC pseudo-noise and exploits the fast periodic noise analysis (PNOISE) available in RF circuit simulators to compute the resulting variation in the circuit response. While the method relies on Gaussian mismatch distributions and linear perturbation model, it can model and analyze correlations as well as identify the most sensitive design parameter to mismatches with no additional simulation cost. Three benchmarks measuring the variations in the input offset voltage of a comparator, the delay of a logic path, and the frequency of an oscillator demonstrate the speed improvement of 100-1000 compared to a 1000-point Monte-Carlo method.
I. INTRODUCTION
As device mismatch nearly doubles for every CMOS process generation below 100nm [1] , analyzing its impacts on circuit performance and yield become increasingly important. As the 3 -variation of the transistor drive current reaches beyond 30%, relying on worst-case analysis leads to excessive design margins that unnecessarily sacrifice key performances. To avoid these excessive margins, a statistical approach to analyzing the circuit performance is necessary. This paper describes an efficient method of estimating the impact of device mismatch on various transient performance metrics, which can greatly relieve the computational burden when optimizing designs for yield. The most common way of estimating the statistical distribution of circuit performance is Monte-Carlo analysis. Although it is conceptually very simple, Monte-Carlo analysis requires a large number of samples to reliably estimate the statistics; typically, hundreds to thousands of circuit simulations are necessary. It can be particularly costly for transient simulations in which the circuit has to settle first before its characteristics can be measured. Some previous works instead computed sensitivities of a voltage or current with respect to small variations in device parameters in order to estimate their impacts on yield. For example, Schenkel, et al. [2] used the sensitivity analysis in SPICE (.SENS) and a search algorithm to identify the mismatch-sensitive transistor pairs. Oehm and Schumacher [3] derived the mismatch effects on a DC voltage by scaling the standard deviation of each mismatch parameter by its sensitivity and combining their squared values, assuming that the random mismatch is Gaussian and is small in magnitude. Commercial circuit simulators including Spectre and HSPICE offer a similar analysis (.DCMATCH), which is found effective, for example, in estimating the variations in the offset voltage of an amplifier or the output voltage of a bandgap reference circuit. However, no equivalent approach to estimate the variation in transient parameters such as skew in a clock distribution network or frequency of an oscillator is known to date. While algorithms for transient sensitivity analysis exist, the computational cost for large circuits with many mismatch variables is still too high. Hocevar, et al. [4] used transient sensitivities to estimate yield gradients but limited the number of mismatch parameters to four by modeling the die-to-die variation only. This paper extends the idea in [3] and analyzes the variation in the transient performance due to device mismatch. Recognizing that the DC-sensitivity based approach in [3] is essentially equivalent to that used in the AC noise analysis of SPICE (.NOISE), we model the DC mismatch in device parameters as AC noise and perform the equivalent computation in frequency domain. Then, periodic noise analysis (PNOISE) offered by RF simulators like SpectreRF and HSPICE-RF can extend this method to estimate the mismatch effects on circuit's transient response. Figure 1 outlines the steps involved in our noise-based mismatch analysis. The first step is to convert device parameter mismatches to equivalent pseudo-noises. The basic idea is that the random device mismatch (i.e. DC offsets) and low-frequency AC noise have indistinguishable effects on circuit response when they are observed over a bounded time period. Thus, we can analyze the mismatch effects by performing a frequency-domain noise analysis with pseudo AC noises, instead of the lengthy Monte-Carlo simulations with randomized DC offsets. The pseudo-noise should have a power that is proportional to the mismatch variance. The scale factor can be arbitrary as PNOISE analysis computes based on linear perturbation models. While the power spectral density (PSD) of the pseudo-noise can also be arbitrary for LTI noise analysis (.NOISE) since each frequency point is computed independently, for periodically time-varying noise analysis like PNOISE, the PSD must have a low-pass profile to prevent the unrelated high-frequency noise components from folding onto the low-frequency noise component that represents the effects of DC mismatch [6, 7] . In the following examples, a Gaussian mismatch with variance of 2 is converted to a 1/f flicker noise with a PSD equal to 2 at 1Hz (i.e. N 2 / f = 2 /f). We chose flicker noise because it is the simplest low-frequency noise to describe using a behavioral description language like Verilog-A. The choice of 1Hz as the virtual DC frequency is arbitrary and it only needs to be sufficiently lower than the fundamental frequency of the PNOISE analysis.
II. MODELING DC MISMATCH AS AC NOISE

II.A. Passive Elements
Passive elements may have uncertainties in their resistance, capacitance, or inductance. Since the circuit simulator can only handle noise sources in voltage or current, these parameter variations have to be translated to voltage or current pseudo-noises as shown in Figure 2 . The pseudo voltage noise for the resistance mismatch has a PSD of R 2 ·I R 2 at 1Hz, where R 2 is the variance of the resistance and I R is the current flowing through the resistor. Similarly, the pseudo-noise powers for the capacitance and inductance variations have the additional dependencies on either the voltage across or the current through the elements. These dependencies can be modeled using Verilog-A.
II.B. MOS Transistors
In Pelgrom model [5] , the transistor mismatch is modeled as the uncertainties in the threshold voltage (V T ) and the current factor ( ), where their variances are inversely proportional to the gate area. In equations, VT 2 = A VT 2 /WL and 2 / 2 = A 2 /WL, where W is the width and L is the length of the transistor. A VT and A are constants specific to the process technology. Figure 3(a) shows the schematic diagram of the pseudo-noise sources that model the mismatches in V T and . The mismatch in V T is translated to a voltage noise source at the gate node with PSD of VT 2 at 1Hz. The mismatch in is translated to a current noise source across the drain and source with PSD of ( 2 / 2 )·I DS 2 at 1Hz. Figure 3 (b) and (c) list the Verilog-A codes for these pseudo-noise sources and an example of embedding them within the transistor model.
II.C. Modeling Correlations
The mismatches in different parameters may be correlated, for example, spatially. While all noise sources in Verilog-A are assumed independent of one another, we can construct correlated noise sources by linearly combining the independent noise sources. For example, if x is a vector of independent noises with variance of 1, a vector y=Ax has a covariance matrix equal to AA T .
III. PERIODIC NOISE SIMULATION
The second step is to simulate the circuits with the pseudo-noise sources. While algorithms exist that can simulate the noise in the transient response [8] , they are compute-intensive and especially inefficient for circuits that need to settle for a long period before their characteristics can be measured. Much of the computation is wasted in simulating the noise response during the settling period, which is of no interest. The periodic noise (PNOISE) analysis available in RF circuit simulators provides a more efficient way of simulating the effects of pseudo-noise sources. First, a periodic steady-state response of the circuit without the noises is found through an iterative algorithm such as shooting Newton or harmonic balance [6] , rather than waiting for the circuit to settle in a long transient simulation. Then, the circuit is linearized based on the periodic steady-state response and the output noise PSD is computed based on a linear periodically time-varying (LPTV) system analysis [7] . However, this approach requires that the circuit have a periodic steady state and the characteristics of interest be measurable from the steady state. While not all circuits satisfy this condition, many can be converted to do so with proper testbench configurations.
The following subsections discuss a few practical examples. 
III.A. Comparator Input Offset Voltage
The input offset voltage of a regenerative comparator like the one shown in Figure 7 can only be measured from transient simulation because the comparator has no stable DC operating point from which the input offset can be measured. Rather the input offset is measured by repeating transient simulations with different input voltages until a value that puts the comparator in a metastable state is found. However, this search-based approach does not fit our noise-based method for it requires a periodic steady state of the comparator from which we can measure the input offset. Figure 4 shows a testbench configuration that forces the comparator to converge to a metastable state. Any difference in the two differential output voltages builds up a voltage V OS that adjusts the offset applied to the input. Therefore, at the periodic steady state of this simulation, the two outputs are equal and V OS would indicate the input offset voltage of the comparator.
III.B. Delay of Logic Path
The delay variation of a logic path or a clock distribution network is of great importance in digital system designs. This example tries to address this class of problems with a simple logic path shown in Figure 5 . The periodic steady state for this logic path can be set up by applying periodic or constant signals to all the inputs. The periods should be equal for all the periodic inputs and long enough for the signals not to interfere across the period boundary.
III.C. Frequency of Oscillator
When measuring the variation in the frequency of an oscillator, no special setup is necessary since an oscillator is already a periodic system. However, the oscillator is unique in that its fundamental frequency is not known a priori and may change due to mismatch.
IV. INTERPRETING SIMULATED NOISE PSD AS PERFORMANCE VARIATION
The final step in the noise-based mismatch analysis is to interpret the simulated noise PSD as a variation in performance. The performance metrics mentioned in the aforementioned examples were the offset voltage, delay, and frequency. In PNOISE analysis, it is necessary to select the proper sideband to measure the noise PSD from. For instance, the baseband is chosen when measuring the change in the DC component of the periodic steady state (e.g. the offset voltage). A passband is chosen when a change in the AC component, such as delay and frequency that are related to the time shifts in the periodic waveform, is of interest. If we choose 1Hz as the virtual DC frequency (see Section II), the noise PSD at 1Hz offset from the selected sideband bears the information on the performance variation.
IV.A. Variation in DC Voltage or Current
The baseband noise PSD of a voltage or a current at 1Hz in response to the pseudo-noises represents the variation in the DC voltage or current due to mismatch. In the comparator example, the simulated V OS with a noise PSD of 8.24e-4V 2 /Hz at 1Hz from DC indicates an input offset variation of 8.24e-4 = 28.7mV,rms.
IV.B. Variation in Delay
The variation in delay manifests itself as time shift in the periodic steady-state waveform. Therefore, it can be calculated from the passband noise PSD at 1Hz offset from the fundamental frequency (denoted as P 1 in V 2 /Hz). Based on the narrowband phase modulation approximation [6] , the variation in phase ( 2 ) is: 2 = 2 P 1 /A c 2 , where A c is the amplitude of the fundamental component of the periodic steady state waveform. For the delay D is related to the phase by D= /2 f 0 where f 0 is the fundamental frequency, the delay variance D 2 is equal to:
IV.C. Variation in Frequency
The variation in the oscillator frequency can also be derived from the phase variation, since the frequency is the time-derivative of the phase. Therefore, the frequency variance f 2 is equal to: f 2 = 4f 2 P 1 /A c 2 , where f is the virtual DC frequency (e.g. 1Hz).
IV.D. Measuring Correlations
We can calculate the correlation between two performance variations based on their breakdowns of contributions from the individual independent noise sources. The breakdown list is reported by the RF simulator along with the total noise PSD and thus requires no additional simulation. If the two performance results share large contributions from the common noise sources, they are strongly correlated. Table 1 illustrates an example of calculating the correlation between the delay variations at A and B in Figure 5 . First, calculate the covariance by multiplying each noise source's contributions to A and B and summing the squareroots of the products. Then, the correlation coefficient is equal to the covariance divided by the product of the two standard deviations ( A · B ). The results correctly predict that the two delays are correlated when the input X rises earlier than Y and uncorrelated when Y rises earlier. 
V. BENCHMARK RESULTS
VI. MISMATCH SENSITIVITY ANALYSIS
To optimize a design for the highest yield or for the minimum uncertainty in performance, one needs to know the impact of each design parameter on the performance variation. Similar to the correlations, this impact or sensitivity can be derived from the breakdown of mismatch contributions without any additional simulations. The sensitivity of each design parameter can be derived by applying the chain rule. For example, since the transistor width W is related to the mismatch in V T and by the equations listed in Section II.B, the sensitivities of V T and with respect to W are:
2 )/W. Therefore, if the noise-based mismatch analysis reports that the performance P can vary by S VT rms due to V T -mismatch and S rms due to -mismatch of a transistor, then the sensitivity of the performance variation ( P 2 ) to the width of that transistor W is: Figure 7 lists the sensitivities of the input offset voltage to the widths of the transistors in a regenerative comparator. As expected, the input transistor pair (M2-M3) has the highest sensitivity and its size should be increased to reduce the input offset uncertainty. In practical applications, other requirements such as input loading or sampling bandwidth may pose the upper limits on these sizes.
VII. LIMITATIONS
While the noise-based approach has several advantages, it is valid for small mismatches only as it relies on linear perturbation models. In the ring oscillator example, the prediction error became greater than 10% when the 3 drive current mismatch exceeds 38%. Furthermore, the PNOISE analysis assumes Gaussian distributions only. For non-Gaussian mismatches, the performance variation would have to be computed via convolution of the individual mismatch PDFs.
VIII. CONCLUSIONS
This paper presented an efficient, non-Monte-Carlo mismatch analysis method based on pseudo-noise modeling and PNOISE analysis. Device mismatch is modeled as low-frequency pseudonoise and the variation in performance is derived from the PNOISE simulation results. This noise-based mismatch analysis is the most efficient extension of the DCMATCH analysis for analyzing the mismatch effects on transient performance such as delay or frequency. In addition, it can model and measure correlations as well as determine the sensitivity of the performance variation to each design parameter, all of which at no additional cost in simulation. With the demonstrated speed improvement of 100-1000 over the Monte-Carlo analysis, the yield analysis and optimization problems become tractable even with the existing circuit optimization techniques.
